Abstract: This paper presents a new BIST reseeding method that can significantly increase the ratio of test data compression using one LFSR seed to encode multiple deterministic test patterns. Experimental results on ISCAS89 benchmark circuits show that this method has about 30% reduction of the seed number.
Introduction
When compared with the external testing using ATE (Auto Test Equipment), BIST (Built-In Self Test) has the advantage of its low cost [1] . In BIST, the LFSR (Linear Feedback Shift Register) reseeding is a widely-used method to test data compression. In conventional LFSR reseeding, first, a large number of pseudorandom patterns are generated from a LFSR to detect the easily-detected faults in a CUT (Circuit Under Test), while the rest of random-pattern-resistant faults are detected by deterministic patterns generated from an ATPG (Auto Test Pattern Generator) tool. The original state of a LFSR (namely the LFSR seed) can be calculated and set, then in the following N clock cycles these seeds can expand into deterministic test patterns.
The original idea of encoding test patterns as LFSR seeds by solving system of linear equations was presented in [2] . This method needs a LFSR of length s max +20 to encode each test pattern, where s max is the maximum number of specified bit in the test pattern. The proposed LFSR length ensures that the probability of not finding a seed for a test pattern is less than 10 -6 . In [3] , a multiple-polynomial LFSR reseeding method was presented, which could increase the encoding efficiency. By replacing one polynomial with 16, the length of LFSR can reduce to s max . However, the efficiency of both encoding methods in [2] and [3] is limited. That is because there are many test patterns which contain fewer specified bits than s max . In order to deal with this problem, in [4] - [6] , the methods that used variable-length seeds were presented. In [7] , a dynamic and partial LFSR reseeding method was presented, which could significantly reduce LFSR seed's length.
Through analyzing of test patterns of ISCAS89 benchmark circuits, we find that it is possible to combine test patterns with large numbers of 'x' bits (don't care bits, may be 0 or 1) that exist in the test patterns. This paper presents a new heuristic algorithm that can be used for test pattern grouping and combination. This algorithm can increase the ratio of test pattern compression to the maximal degree without influencing fault coverage.
The principle of LFSR reseeding
As CUT, we suppose a sequential circuit consisting of a combinational part and of n flip-flops, which form a scan chain of equal length. The TPG (Test Pattern Generator) circuit consists of a LFSR with n (n<m) flip-flop cells and an on-chip or off-chip ROM (Read Only Memory) used for storing seeds. The seeds are periodically loaded on the LFSR, and these seeds can expand into deterministic test patterns. A LFSR flip-flop cell (usually the last one) is used for loading the CUT's scan chain. Figure1 shows an example of 4-stage LFSR linked with a scan chain which length is 7, that is used to explain how to build the system of linear equations and how to calculate LFSR seeds. Supposing that one deterministic test pattern generated by ATPG tool is 1x10xx1, we need to solve the following system of linear equation: 
By solving the system of linear equation we can get a 3 =1, a 0 =0 and a 1 =a 2 , the LFSR seed is 0a 1 a 1 1. If we make a 1 equal to 0, then LFSR seed is 0001, and the original test pattern will change into 1110001, while if we make a 1 equal to 1, then LFSR seed is 0111, and the original test pattern will change into 1010111.
The method of test pattern grouping and combination
Usually, for all single stuck-at faults in a CUT, only about 1%~10% of bits in test patterns that generated from an ATPG tool need to specify logical value, while the others are in 'x' form. Just because test patterns have the characteristics of low specified bit density and arbitrary 0 and 1 distribution of 'x' bit, we find that a lot of test patterns are compatible. If two patterns have no conflicting values in any bit position, we can say that the two patterns are compatible. If a certain position of a pattern is 1, and the corresponding position of another pattern is 0, and vice versa, we can say that the two patterns are conflicting, in other words are incompatible. Combining compatible test patterns will not influence the test coverage of the whole test pattern set. Pattern p 1 and p 2 in Figure2 is an example of compatible patterns.
Figure2. The example of test patterns
For a test pattern set, the problem of how to group and combine compatible patterns without influencing test coverage can be transformed as a problem of graph-coloring. First the original test pattern set can be transformed into a graph, the vertices of which represent test patterns, and an edge between two vertices exists if and only if the two patterns correspond to the vertices are incompatible. An undirected graph G consists of a set of vertices V and a set of edges E, in which each edge connects to a pair of unordered vertices. Given an undirected graph G = (V, E), picking up compatible test patterns equals to divide these vertices into k groups, where the test patterns in a same group are compatible, and in order to increase the encoding efficiency of LFSR reseeding, the k value should be the minimum. It is known to all, graph-coloring problem is NP-complete [8] , so we present a new heuristic algorithm based on Brelaz algorithm. The computational complexity of this algorithm is 2 ( V ) , where the variable V is the number of patterns. After applying the heuristic algorithm, the whole test pattern set can be divided into multiple clusters, in each of which test patterns can be combined into one pattern, so we can encode multiple patterns by one LFSR seed. The algorithm for test patterns grouping and combination is explained as follows: Taking the test pattern set in figure2 for example, all test patterns can be transformed into a graph with 7 vertices, as shown in figure3, then through our grouping-combination algorithm, 3 test pattern groups can be acquired, namely, {p 1 ,p 2 ,p 6 }, {p 3 , p 4 },and {p 5 ,p 7 }. Therefore, pattern p 1 , p 2 and p 6 can merge into 0011011; pattern p 3 and p 4 can merge into 10001x1; pattern p 5 and p 7 can merge into 0101110. By doing so, the encoding process which demands 7 LFSR seeds to encode 7 patterns can be completely finished only by 3 seeds.
Experimental results analysis
Experiments were performed on several full-scan versions of the largest ISCAS89 benchmark circuits. We used a LFSR, described with the verilog hardware description language, to generate 10000 pseudorandom patterns, which were able to detect the majority of single stuck-at faults, in each circuit. In order to attain 100% test coverage, we used ATPG tool "Atalanta" [9] to generate deterministic test patterns for the rest random-pattern-resistant faults. Our algorithm can successfully group and combine the compatible patterns and calculate corresponding seeds.
In [2] [6] [7] [10], one pattern can be encoded with one seed, in our method, one seed can encode multiple patterns. Table1 shows the quantity of the deterministic test patterns needed for the random-pattern-resistant faults and of the seeds which can be calculated using our method. We can draw a conclusion through comparison that our method has about 30% reduction of the seed number. 
Conclusion
BIST reseeding is a widely-used method to SoC (System on a Chip) test data compression. On the base of analyzing the principle of LFSR reseeding, we present a new BIST reseeding method. The problem of how to group and combine compatible patterns can be transformed into the problem of graph-coloring and we also present a new heuristic algorithm for calculation. Experimental results on ISCAS89 benchmark circuits show that our method can significantly increase the ratio of test data compression.
